




FIG. 1











FIG. 2D

FIG. 2D is a schematic diagram of a three-channel buffer circuit 200.








FIG. 3A












FIG. 3E